



MONOLITHIC MANCHESTER ENCODER (SERIES 3D3521)



FEATURES

- All-silicon, low-power CMOS technology
- 3.3V operation
- CMOS compatible inputs and outputs
- Vapor phase, IR and wave solderable
- Low ground bounce noise
- **Maximum data rate: 50 MBaud**

PACKAGES



For mechanical dimensions, click [here](#).
For package marking details, click [here](#).

FUNCTIONAL DESCRIPTION

The 3D3521 is a monolithic CMOS Manchester Encoder. The clock and data, present at the unit input, are combined into a single bi-phase-level signal. In this encoding mode, a logic one is represented by a high-to-low transition within the bit cell, while a logic zero is represented by a low-to-high transition. The unit operating baud rate (in Mbaud) is equal to the input clock frequency (in MHZ). All pins marked N/C must be left unconnected.

The all-CMOS 3D3521 integrated circuit has been designed as a reliable, economic alternative to hybrid Manchester Encoders. It is CMOS-compatible and is offered in space saving surface mount 8-pin and 14-pin SOICs.

PIN DESCRIPTIONS

DAT	Data Input
CLK	Clock Input
RESB	Reset
TX	Signal Output
TXB	Inverted Signal Output
VDD	+3.3 Volts
GND	Ground

APPLICATION NOTES

The 3D3521 Manchester Encoder samples the data input at the rising edge of the input clock. The sampled data is used in conjunction with the clock rising and falling edges to generate the by-phase level Manchester code.

INPUT SIGNAL CHARACTERISTICS

The 3D3521 Manchester Encoder inputs are **CMOS compatible**. The user should assure himself that the 50% (of VDD) threshold is used when referring to all timing, especially to the input clock duty cycle.

CLOCK DUTY CYCLE ERRORS

The 3D3521 Manchester Encoder employs the timing of the clock rising and falling edges (duty cycle) to implement the required coding scheme. To reduce the difference between the output data high time and low time, it is essential that the deviation of the input clock duty cycle from 50/50 be minimized.

OUTPUT SIGNAL CHARACTERISTICS

The 3D3521 presents at its outputs the true and the complimented encoded data.

The High-to-Low time skew of the selected data output should be budgeted by the user, as it relates to his application, to satisfactorily estimate the distortion of the transmitted data stream.

Such an estimate is very useful in determining the functionality and margins of the data link, if a 3D3522 Manchester Decoder is used to decode the received data.

POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

CMOS integrated circuitry is strongly dependent on power supply and temperature. The monolithic 3D3521 Manchester encoder utilizes novel and innovative compensation circuitry to minimize timing variations induced by fluctuations in power supply and/or temperature.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

TABLE 1: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{DD}	-0.3	7.0	V	
Input Pin Voltage	V _{IN}	-0.3	V _{DD} +0.3	V	
Input Pin Current	I _{IN}	-10	10	mA	25C
Storage Temperature	T _{STRG}	-55	150	C	
Lead Temperature	T _{LEAD}		300	C	10 sec

TABLE 2: DC ELECTRICAL CHARACTERISTICS

(-40C to 85C, 3.0V to 3.6V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	I _{DD}		5	mA	
High Level Input Voltage	V _{IH}	2.0		V	
Low Level Input Voltage	V _{IL}		1.0	V	
High Level Input Current	I _{IH}		1.0	μA	V _{IH} = V _{DD}
Low Level Input Current	I _{IL}		1.0	μA	V _{IL} = 0V
High Level Output Current	I _{OH}		-4.0	mA	V _{DD} = 3.0V V _{OH} = 2.4V
Low Level Output Current	I _{OL}	4.0		mA	V _{DD} = 3.0V V _{OL} = 0.4V
Output Rise & Fall Time	T _R & T _F		2	ns	C _{LD} = 5 pf

*I_{DD}(Dynamic) = 2 * C_{LD} * V_{DD} * F
 where: C_{LD} = Average capacitance load/pin (pf)
 F = Input frequency (GHz)

Input Capacitance = 10 pf typical
 Output Load Capacitance (C_{LD}) = 25 pf max

TABLE 3: AC ELECTRICAL CHARACTERISTICS

(-40C to 85C, 3.0V to 3.6V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Baud Rate	f _{BN}			50	MBaud	
Clock Frequency	f _C			50	MHz	
Data set-up to clock rising	t _{DS}	3.5			ns	
Data hold from clock rising	t _{DH}	0			ns	
TX High-Low time skew	t _{1H} - t _{1L}	-3.5		3.5	ns	1
TXB High-Low time skew	t _{2H} - t _{2L}	-2.0		2.0	ns	1
TX - TXB High/Low time skew	t _{1H} - t _{2L}	-3.0		3.0	ns	1

Notes: 1: Assumes a 50% duty cycle clock input

SILICON DELAY LINE AUTOMATED TESTING


TEST CONDITIONS

INPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$
Supply Voltage (Vcc): $5.0\text{V} \pm 0.1\text{V}$
Input Pulse: High = $3.0\text{V} \pm 0.1\text{V}$
 Low = $0.0\text{V} \pm 0.1\text{V}$
Source Impedance: 50Ω Max.
Rise/Fall Time: 3.0 ns Max. (measured between 0.6V and 2.4V)
Pulse Width: $\text{PW}_{\text{IN}} = 1/(2 \cdot \text{BAUD})$
Period: $\text{PER}_{\text{IN}} = 1/\text{BAUD}$

OUTPUT:

R_{load}: $10\text{K}\Omega \pm 10\%$
C_{load}: $5\text{pf} \pm 10\%$
Threshold: 1.5V (Rising & Falling)



NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup




Figure 3: Timing Diagram